Skip to content

Commit d18f1b7

Browse files
djbwdavejiang
authored andcommitted
PCI/AER: Replace PCIEAER_CXL symbol with CXL_RAS
One of the primary reasons for the CXL driver to exist is to perform error handling. If both PCIEAER and CXL are enabled then light up CXL error handling as well. Now that all RAS handling is moved under the CXL_RAS symbol, drop the previous PCIEAER_CXL symbol. Reviewed-by: Terry Bowman <terry.bowman@amd.com> Reviewed-by: Dave Jiang <dave.jiang@intel.com> Reviewed-by: Jonathan Cameron <jonathan.cameron@huawei.com> Link: https://patch.msgid.link/20260114182055.46029-14-terry.bowman@amd.com Acked-by: Bjorn Helgaas <bhelgaas@google.com> Signed-off-by: Dan Williams <dan.j.williams@intel.com> Signed-off-by: Dave Jiang <dave.jiang@intel.com>
1 parent 7ff8b1d commit d18f1b7

2 files changed

Lines changed: 1 addition & 10 deletions

File tree

drivers/cxl/Kconfig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -235,6 +235,6 @@ config CXL_MCE
235235

236236
config CXL_RAS
237237
def_bool y
238-
depends on ACPI_APEI_GHES && PCIEAER && CXL_PCI
238+
depends on ACPI_APEI_GHES && PCIEAER && CXL_BUS
239239

240240
endif

drivers/pci/pcie/Kconfig

Lines changed: 0 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -49,15 +49,6 @@ config PCIEAER_INJECT
4949
gotten from:
5050
https://github.com/intel/aer-inject.git
5151

52-
config PCIEAER_CXL
53-
bool "PCI Express CXL RAS support"
54-
default y
55-
depends on PCIEAER && CXL_PCI
56-
help
57-
Enables CXL error handling.
58-
59-
If unsure, say Y.
60-
6152
#
6253
# PCI Express ECRC
6354
#

0 commit comments

Comments
 (0)