Skip to content

Commit d825fb6

Browse files
Marek VasutShawn Guo
authored andcommitted
arm64: dts: imx8mn: Add display pipeline components
Add LCDIF scanout engine and DSIM bridge nodes for i.MX8M Nano. This makes the DSI display pipeline available on this SoC. Signed-off-by: Marek Vasut <marex@denx.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
1 parent c8c96af commit d825fb6

1 file changed

Lines changed: 55 additions & 0 deletions

File tree

arch/arm64/boot/dts/freescale/imx8mn.dtsi

Lines changed: 55 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1057,6 +1057,61 @@
10571057
#size-cells = <1>;
10581058
ranges;
10591059

1060+
lcdif: lcdif@32e00000 {
1061+
compatible = "fsl,imx8mn-lcdif", "fsl,imx6sx-lcdif";
1062+
reg = <0x32e00000 0x10000>;
1063+
clocks = <&clk IMX8MN_CLK_DISP_PIXEL_ROOT>,
1064+
<&clk IMX8MN_CLK_DISP_APB_ROOT>,
1065+
<&clk IMX8MN_CLK_DISP_AXI_ROOT>;
1066+
clock-names = "pix", "axi", "disp_axi";
1067+
assigned-clocks = <&clk IMX8MN_CLK_DISP_PIXEL_ROOT>,
1068+
<&clk IMX8MN_CLK_DISP_AXI>,
1069+
<&clk IMX8MN_CLK_DISP_APB>;
1070+
assigned-clock-parents = <&clk IMX8MN_CLK_DISP_PIXEL>,
1071+
<&clk IMX8MN_SYS_PLL2_1000M>,
1072+
<&clk IMX8MN_SYS_PLL1_800M>;
1073+
assigned-clock-rates = <594000000>, <500000000>, <200000000>;
1074+
interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
1075+
power-domains = <&disp_blk_ctrl IMX8MN_DISPBLK_PD_LCDIF>;
1076+
status = "disabled";
1077+
1078+
port {
1079+
lcdif_to_dsim: endpoint {
1080+
remote-endpoint = <&dsim_from_lcdif>;
1081+
};
1082+
};
1083+
};
1084+
1085+
mipi_dsi: dsi@32e10000 {
1086+
compatible = "fsl,imx8mn-mipi-dsim", "fsl,imx8mm-mipi-dsim";
1087+
reg = <0x32e10000 0x400>;
1088+
clocks = <&clk IMX8MN_CLK_DSI_CORE>,
1089+
<&clk IMX8MN_CLK_DSI_PHY_REF>;
1090+
clock-names = "bus_clk", "sclk_mipi";
1091+
assigned-clocks = <&clk IMX8MN_CLK_DSI_CORE>,
1092+
<&clk IMX8MN_CLK_DSI_PHY_REF>;
1093+
assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_266M>,
1094+
<&clk IMX8MN_CLK_24M>;
1095+
assigned-clock-rates = <266000000>, <24000000>;
1096+
samsung,pll-clock-frequency = <24000000>;
1097+
interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
1098+
power-domains = <&disp_blk_ctrl IMX8MN_DISPBLK_PD_MIPI_DSI>;
1099+
status = "disabled";
1100+
1101+
ports {
1102+
#address-cells = <1>;
1103+
#size-cells = <0>;
1104+
1105+
port@0 {
1106+
reg = <0>;
1107+
1108+
dsim_from_lcdif: endpoint {
1109+
remote-endpoint = <&lcdif_to_dsim>;
1110+
};
1111+
};
1112+
};
1113+
};
1114+
10601115
disp_blk_ctrl: blk-ctrl@32e28000 {
10611116
compatible = "fsl,imx8mn-disp-blk-ctrl", "syscon";
10621117
reg = <0x32e28000 0x100>;

0 commit comments

Comments
 (0)