@@ -213,6 +213,7 @@ static void reassign_resources_sorted(struct list_head *realloc_head,
213213 struct list_head * head )
214214{
215215 struct resource * res ;
216+ const char * res_name ;
216217 struct pci_dev_resource * add_res , * tmp ;
217218 struct pci_dev_resource * dev_res ;
218219 resource_size_t add_size , align ;
@@ -222,6 +223,7 @@ static void reassign_resources_sorted(struct list_head *realloc_head,
222223 bool found_match = false;
223224
224225 res = add_res -> res ;
226+
225227 /* Skip resource that has been reset */
226228 if (!res -> flags )
227229 goto out ;
@@ -237,6 +239,7 @@ static void reassign_resources_sorted(struct list_head *realloc_head,
237239 continue ;
238240
239241 idx = res - & add_res -> dev -> resource [0 ];
242+ res_name = pci_resource_name (add_res -> dev , idx );
240243 add_size = add_res -> add_size ;
241244 align = add_res -> min_align ;
242245 if (!resource_size (res )) {
@@ -249,9 +252,9 @@ static void reassign_resources_sorted(struct list_head *realloc_head,
249252 (IORESOURCE_STARTALIGN |IORESOURCE_SIZEALIGN );
250253 if (pci_reassign_resource (add_res -> dev , idx ,
251254 add_size , align ))
252- pci_info (add_res -> dev , "failed to add %llx res[%d]=%pR \n" ,
253- ( unsigned long long ) add_size , idx ,
254- res );
255+ pci_info (add_res -> dev , "%s %pR: failed to add %llx\n" ,
256+ res_name , res ,
257+ ( unsigned long long ) add_size );
255258 }
256259out :
257260 list_del (& add_res -> list );
@@ -571,6 +574,7 @@ EXPORT_SYMBOL(pci_setup_cardbus);
571574static void pci_setup_bridge_io (struct pci_dev * bridge )
572575{
573576 struct resource * res ;
577+ const char * res_name ;
574578 struct pci_bus_region region ;
575579 unsigned long io_mask ;
576580 u8 io_base_lo , io_limit_lo ;
@@ -583,6 +587,7 @@ static void pci_setup_bridge_io(struct pci_dev *bridge)
583587
584588 /* Set up the top and bottom of the PCI I/O segment for this bus */
585589 res = & bridge -> resource [PCI_BRIDGE_IO_WINDOW ];
590+ res_name = pci_resource_name (bridge , PCI_BRIDGE_IO_WINDOW );
586591 pcibios_resource_to_bus (bridge -> bus , & region , res );
587592 if (res -> flags & IORESOURCE_IO ) {
588593 pci_read_config_word (bridge , PCI_IO_BASE , & l );
@@ -591,7 +596,7 @@ static void pci_setup_bridge_io(struct pci_dev *bridge)
591596 l = ((u16 ) io_limit_lo << 8 ) | io_base_lo ;
592597 /* Set up upper 16 bits of I/O base/limit */
593598 io_upper16 = (region .end & 0xffff0000 ) | (region .start >> 16 );
594- pci_info (bridge , " bridge window %pR\n" , res );
599+ pci_info (bridge , " %s %pR\n" , res_name , res );
595600 } else {
596601 /* Clear upper 16 bits of I/O base/limit */
597602 io_upper16 = 0 ;
@@ -608,16 +613,18 @@ static void pci_setup_bridge_io(struct pci_dev *bridge)
608613static void pci_setup_bridge_mmio (struct pci_dev * bridge )
609614{
610615 struct resource * res ;
616+ const char * res_name ;
611617 struct pci_bus_region region ;
612618 u32 l ;
613619
614620 /* Set up the top and bottom of the PCI Memory segment for this bus */
615621 res = & bridge -> resource [PCI_BRIDGE_MEM_WINDOW ];
622+ res_name = pci_resource_name (bridge , PCI_BRIDGE_MEM_WINDOW );
616623 pcibios_resource_to_bus (bridge -> bus , & region , res );
617624 if (res -> flags & IORESOURCE_MEM ) {
618625 l = (region .start >> 16 ) & 0xfff0 ;
619626 l |= region .end & 0xfff00000 ;
620- pci_info (bridge , " bridge window %pR\n" , res );
627+ pci_info (bridge , " %s %pR\n" , res_name , res );
621628 } else {
622629 l = 0x0000fff0 ;
623630 }
@@ -627,6 +634,7 @@ static void pci_setup_bridge_mmio(struct pci_dev *bridge)
627634static void pci_setup_bridge_mmio_pref (struct pci_dev * bridge )
628635{
629636 struct resource * res ;
637+ const char * res_name ;
630638 struct pci_bus_region region ;
631639 u32 l , bu , lu ;
632640
@@ -640,6 +648,7 @@ static void pci_setup_bridge_mmio_pref(struct pci_dev *bridge)
640648 /* Set up PREF base/limit */
641649 bu = lu = 0 ;
642650 res = & bridge -> resource [PCI_BRIDGE_PREF_MEM_WINDOW ];
651+ res_name = pci_resource_name (bridge , PCI_BRIDGE_PREF_MEM_WINDOW );
643652 pcibios_resource_to_bus (bridge -> bus , & region , res );
644653 if (res -> flags & IORESOURCE_PREFETCH ) {
645654 l = (region .start >> 16 ) & 0xfff0 ;
@@ -648,7 +657,7 @@ static void pci_setup_bridge_mmio_pref(struct pci_dev *bridge)
648657 bu = upper_32_bits (region .start );
649658 lu = upper_32_bits (region .end );
650659 }
651- pci_info (bridge , " bridge window %pR\n" , res );
660+ pci_info (bridge , " %s %pR\n" , res_name , res );
652661 } else {
653662 l = 0x0000fff0 ;
654663 }
@@ -1013,6 +1022,7 @@ static int pbus_size_mem(struct pci_bus *bus, unsigned long mask,
10131022 int i ;
10141023
10151024 pci_dev_for_each_resource (dev , r , i ) {
1025+ const char * r_name = pci_resource_name (dev , i );
10161026 resource_size_t r_size ;
10171027
10181028 if (r -> parent || (r -> flags & IORESOURCE_PCI_FIXED ) ||
@@ -1043,8 +1053,8 @@ static int pbus_size_mem(struct pci_bus *bus, unsigned long mask,
10431053 if (order < 0 )
10441054 order = 0 ;
10451055 if (order >= ARRAY_SIZE (aligns )) {
1046- pci_warn (dev , "disabling BAR %d: %pR ( bad alignment %#llx) \n" ,
1047- i , r , (unsigned long long ) align );
1056+ pci_warn (dev , "%s %pR: disabling; bad alignment %#llx\n" ,
1057+ r_name , r , (unsigned long long ) align );
10481058 r -> flags = 0 ;
10491059 continue ;
10501060 }
@@ -2235,6 +2245,7 @@ int pci_reassign_bridge_resources(struct pci_dev *bridge, unsigned long type)
22352245 for (i = PCI_BRIDGE_RESOURCES ; i < PCI_BRIDGE_RESOURCE_END ;
22362246 i ++ ) {
22372247 struct resource * res = & bridge -> resource [i ];
2248+ const char * res_name = pci_resource_name (bridge , i );
22382249
22392250 if ((res -> flags ^ type ) & PCI_RES_TYPE_MASK )
22402251 continue ;
@@ -2247,8 +2258,7 @@ int pci_reassign_bridge_resources(struct pci_dev *bridge, unsigned long type)
22472258 if (ret )
22482259 goto cleanup ;
22492260
2250- pci_info (bridge , "BAR %d: releasing %pR\n" ,
2251- i , res );
2261+ pci_info (bridge , "%s %pR: releasing\n" , res_name , res );
22522262
22532263 if (res -> parent )
22542264 release_resource (res );
0 commit comments