Skip to content

Commit dcdcfd8

Browse files
Nicolas FrattaroliYuryNorov
authored andcommitted
drm/rockchip: lvds: switch to FIELD_PREP_WM16 macro
The era of hand-rolled HIWORD_UPDATE macros is over, at least for those drivers that use constant masks. Remove rockchip_lvds.h's own HIWORD_UPDATE macro, and replace all instances of it with hw_bitfield.h's FIELD_PREP_WM16 macro, which gives us more error checking. For the slightly-less-trivial case of the 2-bit width instance, the results were checked during development to match all possible input values (0 to 3, inclusive). Signed-off-by: Nicolas Frattaroli <nicolas.frattaroli@collabora.com> Reviewed-by: Heiko Stuebner <heiko@sntech.de> Signed-off-by: Yury Norov (NVIDIA) <yury.norov@gmail.com>
1 parent 7d5f75a commit dcdcfd8

1 file changed

Lines changed: 11 additions & 10 deletions

File tree

drivers/gpu/drm/rockchip/rockchip_lvds.h

Lines changed: 11 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,9 @@
99
#ifndef _ROCKCHIP_LVDS_
1010
#define _ROCKCHIP_LVDS_
1111

12+
#include <linux/bits.h>
13+
#include <linux/hw_bitfield.h>
14+
1215
#define RK3288_LVDS_CH0_REG0 0x00
1316
#define RK3288_LVDS_CH0_REG0_LVDS_EN BIT(7)
1417
#define RK3288_LVDS_CH0_REG0_TTL_EN BIT(6)
@@ -106,18 +109,16 @@
106109
#define LVDS_VESA_18 2
107110
#define LVDS_JEIDA_18 3
108111

109-
#define HIWORD_UPDATE(v, h, l) ((GENMASK(h, l) << 16) | ((v) << (l)))
110-
111112
#define PX30_LVDS_GRF_PD_VO_CON0 0x434
112-
#define PX30_LVDS_TIE_CLKS(val) HIWORD_UPDATE(val, 8, 8)
113-
#define PX30_LVDS_INVERT_CLKS(val) HIWORD_UPDATE(val, 9, 9)
114-
#define PX30_LVDS_INVERT_DCLK(val) HIWORD_UPDATE(val, 5, 5)
113+
#define PX30_LVDS_TIE_CLKS(val) FIELD_PREP_WM16(BIT(8), (val))
114+
#define PX30_LVDS_INVERT_CLKS(val) FIELD_PREP_WM16(BIT(9), (val))
115+
#define PX30_LVDS_INVERT_DCLK(val) FIELD_PREP_WM16(BIT(5), (val))
115116

116117
#define PX30_LVDS_GRF_PD_VO_CON1 0x438
117-
#define PX30_LVDS_FORMAT(val) HIWORD_UPDATE(val, 14, 13)
118-
#define PX30_LVDS_MODE_EN(val) HIWORD_UPDATE(val, 12, 12)
119-
#define PX30_LVDS_MSBSEL(val) HIWORD_UPDATE(val, 11, 11)
120-
#define PX30_LVDS_P2S_EN(val) HIWORD_UPDATE(val, 6, 6)
121-
#define PX30_LVDS_VOP_SEL(val) HIWORD_UPDATE(val, 1, 1)
118+
#define PX30_LVDS_FORMAT(val) FIELD_PREP_WM16(GENMASK(14, 13), (val))
119+
#define PX30_LVDS_MODE_EN(val) FIELD_PREP_WM16(BIT(12), (val))
120+
#define PX30_LVDS_MSBSEL(val) FIELD_PREP_WM16(BIT(11), (val))
121+
#define PX30_LVDS_P2S_EN(val) FIELD_PREP_WM16(BIT(6), (val))
122+
#define PX30_LVDS_VOP_SEL(val) FIELD_PREP_WM16(BIT(1), (val))
122123

123124
#endif /* _ROCKCHIP_LVDS_ */

0 commit comments

Comments
 (0)