Skip to content

Commit e46de99

Browse files
vzapolskiylag-linaro
authored andcommitted
dt-bindings: mfd: nxp: Add NXP LPC32xx System Control Block
NXP LPC32xx SoC series contains a System Control Block, which serves for a multitude of purposes including clock and power management, DMA muxing, storing SoC unique ID etc. Signed-off-by: Vladimir Zapolskiy <vz@mleia.com> Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Link: https://patch.msgid.link/20251231215754.2222308-2-vz@mleia.com Signed-off-by: Lee Jones <lee@kernel.org>
1 parent 9d1e2d5 commit e46de99

1 file changed

Lines changed: 74 additions & 0 deletions

File tree

Lines changed: 74 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,74 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/mfd/nxp,lpc3220-scb.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: NXP LPC32xx System Control Block
8+
9+
maintainers:
10+
- Vladimir Zapolskiy <vz@mleia.com>
11+
12+
description:
13+
NXP LPC32xx SoC series have a System Control Block, which serves for
14+
a multitude of purposes including clock management, DMA muxes, storing
15+
SoC unique ID etc.
16+
17+
properties:
18+
compatible:
19+
items:
20+
- enum:
21+
- nxp,lpc3220-scb
22+
- const: syscon
23+
- const: simple-mfd
24+
25+
reg:
26+
maxItems: 1
27+
28+
ranges: true
29+
30+
"#address-cells":
31+
const: 1
32+
33+
"#size-cells":
34+
const: 1
35+
36+
patternProperties:
37+
"^clock-controller@[0-9a-f]+$":
38+
$ref: /schemas/clock/nxp,lpc3220-clk.yaml#
39+
40+
"^dma-router@[0-9a-f]+$":
41+
$ref: /schemas/dma/nxp,lpc3220-dmamux.yaml#
42+
43+
required:
44+
- compatible
45+
- reg
46+
- "#address-cells"
47+
- "#size-cells"
48+
49+
additionalProperties: false
50+
51+
examples:
52+
- |
53+
syscon@400040000 {
54+
compatible = "nxp,lpc3220-scb", "syscon", "simple-mfd";
55+
reg = <0x40004000 0x1000>;
56+
#address-cells = <1>;
57+
#size-cells = <1>;
58+
ranges = <0 0x40004000 0x1000>;
59+
60+
clock-controller@0 {
61+
compatible = "nxp,lpc3220-clk";
62+
reg = <0x0 0x114>;
63+
clocks = <&xtal_32k>, <&xtal>;
64+
clock-names = "xtal_32k", "xtal";
65+
#clock-cells = <1>;
66+
};
67+
68+
dma-router@78 {
69+
compatible = "nxp,lpc3220-dmamux";
70+
reg = <0x78 0x8>;
71+
dma-masters = <&dma>;
72+
#dma-cells = <3>;
73+
};
74+
};

0 commit comments

Comments
 (0)