Skip to content

Commit e49ad66

Browse files
mranostaykwilczynski
authored andcommitted
PCI: j721e: Add TI J784S4 PCIe configuration
Add PCIe configuration for J784S4 SoC platform which has 4x lane support. Link: https://lore.kernel.org/linux-pci/20231128054402.2155183-6-s-vadapalli@ti.com Tested-by: Achal Verma <a-verma1@ti.com> Signed-off-by: Matt Ranostay <mranostay@ti.com> Signed-off-by: Achal Verma <a-verma1@ti.com> Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com> Signed-off-by: Krzysztof Wilczyński <kwilczynski@kernel.org> Reviewed-by: Roger Quadros <rogerq@kernel.org>
1 parent 4490f55 commit e49ad66

1 file changed

Lines changed: 22 additions & 0 deletions

File tree

drivers/pci/controller/cadence/pci-j721e.c

Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -330,6 +330,20 @@ static const struct j721e_pcie_data am64_pcie_ep_data = {
330330
.max_lanes = 1,
331331
};
332332

333+
static const struct j721e_pcie_data j784s4_pcie_rc_data = {
334+
.mode = PCI_MODE_RC,
335+
.quirk_retrain_flag = true,
336+
.byte_access_allowed = false,
337+
.linkdown_irq_regfield = LINK_DOWN,
338+
.max_lanes = 4,
339+
};
340+
341+
static const struct j721e_pcie_data j784s4_pcie_ep_data = {
342+
.mode = PCI_MODE_EP,
343+
.linkdown_irq_regfield = LINK_DOWN,
344+
.max_lanes = 4,
345+
};
346+
333347
static const struct of_device_id of_j721e_pcie_match[] = {
334348
{
335349
.compatible = "ti,j721e-pcie-host",
@@ -355,6 +369,14 @@ static const struct of_device_id of_j721e_pcie_match[] = {
355369
.compatible = "ti,am64-pcie-ep",
356370
.data = &am64_pcie_ep_data,
357371
},
372+
{
373+
.compatible = "ti,j784s4-pcie-host",
374+
.data = &j784s4_pcie_rc_data,
375+
},
376+
{
377+
.compatible = "ti,j784s4-pcie-ep",
378+
.data = &j784s4_pcie_ep_data,
379+
},
358380
{},
359381
};
360382

0 commit comments

Comments
 (0)