Skip to content

Commit ed447e7

Browse files
kbinghamgeertu
authored andcommitted
clk: renesas: r8a779a0: Add VSPD clock support
Add clocks for the VSPD modules on the V3U. Signed-off-by: Kieran Bingham <kieran.bingham+renesas@ideasonboard.com> Link: https://lore.kernel.org/r/20201216151931.851547-3-kieran.bingham+renesas@ideasonboard.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent 0177b50 commit ed447e7

1 file changed

Lines changed: 2 additions & 0 deletions

File tree

drivers/clk/renesas/r8a779a0-cpg-mssr.c

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -190,6 +190,8 @@ static const struct mssr_mod_clk r8a779a0_mod_clks[] __initconst = {
190190
DEF_MOD("vin35", 827, R8A779A0_CLK_S1D1),
191191
DEF_MOD("vin36", 828, R8A779A0_CLK_S1D1),
192192
DEF_MOD("vin37", 829, R8A779A0_CLK_S1D1),
193+
DEF_MOD("vspd0", 830, R8A779A0_CLK_S3D1),
194+
DEF_MOD("vspd1", 831, R8A779A0_CLK_S3D1),
193195
};
194196

195197
static spinlock_t cpg_lock;

0 commit comments

Comments
 (0)