Commit f5c2f9f
spi: cadence-quadspi: Add compatible for AMD Pensando Elba SoC
The AMD Pensando Elba SoC has the Cadence QSPI controller integrated.
The quirk CQSPI_NEEDS_APB_AHB_HAZARD_WAR is added and if enabled
a dummy readback from the controller is performed to ensure
synchronization.
Signed-off-by: Brad Larson <blarson@amd.com
Link: https://lore.kernel.org/r/20230515181606.65953-8-blarson@amd.com
Signed-off-by: Mark Brown <broonie@kernel.org1 parent 9f34baf commit f5c2f9f
1 file changed
Lines changed: 19 additions & 0 deletions
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
40 | 40 | | |
41 | 41 | | |
42 | 42 | | |
| 43 | + | |
43 | 44 | | |
44 | 45 | | |
45 | 46 | | |
| |||
90 | 91 | | |
91 | 92 | | |
92 | 93 | | |
| 94 | + | |
93 | 95 | | |
94 | 96 | | |
95 | 97 | | |
| |||
1027 | 1029 | | |
1028 | 1030 | | |
1029 | 1031 | | |
| 1032 | + | |
| 1033 | + | |
| 1034 | + | |
| 1035 | + | |
| 1036 | + | |
| 1037 | + | |
| 1038 | + | |
1030 | 1039 | | |
1031 | 1040 | | |
1032 | 1041 | | |
| |||
1754 | 1763 | | |
1755 | 1764 | | |
1756 | 1765 | | |
| 1766 | + | |
| 1767 | + | |
1757 | 1768 | | |
1758 | 1769 | | |
1759 | 1770 | | |
| |||
1885 | 1896 | | |
1886 | 1897 | | |
1887 | 1898 | | |
| 1899 | + | |
| 1900 | + | |
| 1901 | + | |
| 1902 | + | |
1888 | 1903 | | |
1889 | 1904 | | |
1890 | 1905 | | |
| |||
1914 | 1929 | | |
1915 | 1930 | | |
1916 | 1931 | | |
| 1932 | + | |
| 1933 | + | |
| 1934 | + | |
| 1935 | + | |
1917 | 1936 | | |
1918 | 1937 | | |
1919 | 1938 | | |
| |||
0 commit comments