Skip to content

Commit f5fc22c

Browse files
HoratiuVulturclaudiubeznea
authored andcommitted
ARM: dts: lan966x: Fix the interrupt number for internal PHYs
According to the datasheet the interrupts for internal PHYs are 80 and 81. Fixes: 6ad69e0 ("ARM: dts: lan966x: add MIIM nodes") Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com> Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Link: https://lore.kernel.org/r/20220912192629.461452-1-horatiu.vultur@microchip.com
1 parent 3d074b7 commit f5fc22c

1 file changed

Lines changed: 2 additions & 2 deletions

File tree

arch/arm/boot/dts/lan966x.dtsi

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -541,13 +541,13 @@
541541

542542
phy0: ethernet-phy@1 {
543543
reg = <1>;
544-
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
544+
interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
545545
status = "disabled";
546546
};
547547

548548
phy1: ethernet-phy@2 {
549549
reg = <2>;
550-
interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
550+
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>;
551551
status = "disabled";
552552
};
553553
};

0 commit comments

Comments
 (0)