We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent d1434e0 commit f85b2afCopy full SHA for f85b2af
1 file changed
arch/parisc/kernel/unaligned.c
@@ -113,23 +113,22 @@ int unaligned_enabled __read_mostly = 1;
113
static int emulate_ldh(struct pt_regs *regs, int toreg)
114
{
115
unsigned long saddr = regs->ior;
116
- unsigned long val = 0;
+ unsigned long val = 0, temp1;
117
ASM_EXCEPTIONTABLE_VAR(ret);
118
119
DPRINTF("load " RFMT ":" RFMT " to r%d for 2 bytes\n",
120
regs->isr, regs->ior, toreg);
121
122
__asm__ __volatile__ (
123
" mtsp %4, %%sr1\n"
124
-"1: ldbs 0(%%sr1,%3), %%r20\n"
+"1: ldbs 0(%%sr1,%3), %2\n"
125
"2: ldbs 1(%%sr1,%3), %0\n"
126
-" depw %%r20, 23, 24, %0\n"
+" depw %2, 23, 24, %0\n"
127
"3: \n"
128
ASM_EXCEPTIONTABLE_ENTRY_EFAULT(1b, 3b)
129
ASM_EXCEPTIONTABLE_ENTRY_EFAULT(2b, 3b)
130
- : "=r" (val), "+r" (ret)
131
- : "0" (val), "r" (saddr), "r" (regs->isr)
132
- : "r20" );
+ : "+r" (val), "+r" (ret), "=&r" (temp1)
+ : "r" (saddr), "r" (regs->isr) );
133
134
DPRINTF("val = 0x" RFMT "\n", val);
135
0 commit comments