Skip to content

Commit fb4b06f

Browse files
ConchuODrobherring
authored andcommitted
dt-bindings: drop Sagar Kadam from SiFive binding maintainership
Sagar's email listed in maintainers is bouncing as his division was sold off by the company. I attempted to contact him some days ago on what the bounce email told me was his new contact information, but am yet to receive a response. Paul and Palmer are listed on each of the bindings, both of whom were alive & well as of Wednesday so the bindings remain maintained. CC: Sagar Kadam <sagar.kadam@openfive.com> CC: Sagar Kadam <sagar.kadam@sifive.com> Link: https://lore.kernel.org/all/785425ca-4000-a7e4-16d6-4d68c91b158d@kernel.org/ Signed-off-by: Conor Dooley <conor.dooley@microchip.com> Acked-by: Palmer Dabbelt <palmer@rivosinc.com> Link: https://lore.kernel.org/r/20230217180035.39658-1-conor@kernel.org Signed-off-by: Rob Herring <robh@kernel.org>
1 parent 64d666a commit fb4b06f

4 files changed

Lines changed: 1 addition & 5 deletions

File tree

Documentation/devicetree/bindings/clock/sifive/fu540-prci.yaml

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,6 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
88
title: SiFive FU540 Power Reset Clock Interrupt Controller (PRCI)
99

1010
maintainers:
11-
- Sagar Kadam <sagar.kadam@sifive.com>
1211
- Paul Walmsley <paul.walmsley@sifive.com>
1312

1413
description:

Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -45,7 +45,6 @@ description:
4545
from S-mode. So add thead,c900-plic to distinguish them.
4646

4747
maintainers:
48-
- Sagar Kadam <sagar.kadam@sifive.com>
4948
- Paul Walmsley <paul.walmsley@sifive.com>
5049
- Palmer Dabbelt <palmer@dabbelt.com>
5150

Documentation/devicetree/bindings/pwm/pwm-sifive.yaml

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,6 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
88
title: SiFive PWM controller
99

1010
maintainers:
11-
- Sagar Kadam <sagar.kadam@sifive.com>
1211
- Paul Walmsley <paul.walmsley@sifive.com>
1312

1413
description:

Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -8,8 +8,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
88
title: SiFive Composable Cache Controller
99

1010
maintainers:
11-
- Sagar Kadam <sagar.kadam@sifive.com>
12-
- Paul Walmsley <paul.walmsley@sifive.com>
11+
- Paul Walmsley <paul.walmsley@sifive.com>
1312

1413
description:
1514
The SiFive Composable Cache Controller is used to provide access to fast copies

0 commit comments

Comments
 (0)