Skip to content

feat(fpga_diff): support RTL_INCLUDE for extLLC#144

Open
klin02 wants to merge 1 commit into
OpenXiangShan:mainfrom
klin02:feat/fpga-diff-rtl-include
Open

feat(fpga_diff): support RTL_INCLUDE for extLLC#144
klin02 wants to merge 1 commit into
OpenXiangShan:mainfrom
klin02:feat/fpga-diff-rtl-include

Conversation

@klin02

@klin02 klin02 commented Jul 17, 2026

Copy link
Copy Markdown
Member

Summary

  • accept ExtLLC RTL files, directories, and .f/.flist/.list inputs through RTL_INCLUDE
  • normalize source and include paths into the generated Vivado Tcl list
  • remove the legacy CHI_DIR, direct CHI wrapper, and unused MSI_MODE paths
  • classify include-only sources as headers and adapt to SimTop variants with or without DMA ports

Validation

  • expanded the bundled external_llc.f into 521 RTL sources and 35 include directories
  • confirmed the source sequence matches the closure used by the successful bitstream build
  • checked empty, single-file, directory, and file-list inputs
  • detected DMA=0 for the ExtLLC SimTop and DMA=1 for an older AXI SimTop
  • checked Bash syntax, Tcl completeness, header discovery, and git diff whitespace

@klin02
klin02 force-pushed the feat/fpga-diff-rtl-include branch 5 times, most recently from c0edd56 to a07dbcd Compare July 22, 2026 17:55
@klin02 klin02 changed the title feat(fpga_diff): support ordered external RTL includes feat(fpga_diff): support external RTL file lists Jul 22, 2026
@klin02
klin02 force-pushed the feat/fpga-diff-rtl-include branch from a07dbcd to 8cff339 Compare July 22, 2026 18:55
@klin02 klin02 changed the title feat(fpga_diff): support external RTL file lists feat(fpga_diff): support RTL_INCLUDE for extLLC Jul 22, 2026
Accept ExtLLC RTL files, directories, and file lists through RTL_INCLUDE
and normalize source and include paths into generated Vivado Tcl lists.

Remove the legacy CHI_DIR, direct CHI wrapper, and MSI_MODE paths
because ExtLLC is integrated inside XSTop and uses the platform AXI
interfaces.

Classify include-only sources as Verilog headers, detect optional
SimTop DMA ports, and tie off wrapper DMA responses when those ports
are absent.
@klin02
klin02 force-pushed the feat/fpga-diff-rtl-include branch from 8cff339 to 47b56b9 Compare July 22, 2026 19:34
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant