Skip to content

Commit 20dab0f

Browse files
Tao ZhangSuzuki K Poulose
authored andcommitted
dt-bindings: arm: Add support for DSB MSR register
Add property "qcom,dsb-msrs-num" to support DSB(Discrete Single Bit) MSR(mux select register) for TPDM. It specifies the number of MSR registers supported by the DSB TDPM. Signed-off-by: Tao Zhang <quic_taozha@quicinc.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com> Link: https://lore.kernel.org/r/1695882586-10306-13-git-send-email-quic_taozha@quicinc.com
1 parent 949a4f5 commit 20dab0f

1 file changed

Lines changed: 10 additions & 0 deletions

File tree

Documentation/devicetree/bindings/arm/qcom,coresight-tpdm.yaml

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -52,6 +52,15 @@ properties:
5252
$ref: /schemas/types.yaml#/definitions/uint8
5353
enum: [32, 64]
5454

55+
qcom,dsb-msrs-num:
56+
description:
57+
Specifies the number of DSB(Discrete Single Bit) MSR(mux select register)
58+
registers supported by the monitor. If this property is not configured
59+
or set to 0, it means this DSB TPDM doesn't support MSR.
60+
$ref: /schemas/types.yaml#/definitions/uint32
61+
minimum: 0
62+
maximum: 32
63+
5564
clocks:
5665
maxItems: 1
5766

@@ -86,6 +95,7 @@ examples:
8695
reg = <0x0684c000 0x1000>;
8796
8897
qcom,dsb-element-size = /bits/ 8 <32>;
98+
qcom,dsb-msrs-num = <16>;
8999
90100
clocks = <&aoss_qmp>;
91101
clock-names = "apb_pclk";

0 commit comments

Comments
 (0)