Skip to content

Commit 989b40b

Browse files
robherringwilldeacon
authored andcommitted
perf: arm_pmuv3: Add new Cortex and C1 CPU PMUs
Add CPU PMU compatible strings for Cortex-A320, Cortex-A520AE, Cortex-A720AE, and C1 Nano/Premium/Pro/Ultra. Signed-off-by: Rob Herring (Arm) <robh@kernel.org> Signed-off-by: Will Deacon <will@kernel.org>
1 parent 970e1e4 commit 989b40b

1 file changed

Lines changed: 14 additions & 0 deletions

File tree

drivers/perf/arm_pmuv3.c

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1475,18 +1475,25 @@ static int name##_pmu_init(struct arm_pmu *cpu_pmu) \
14751475

14761476
PMUV3_INIT_SIMPLE(armv8_pmuv3)
14771477

1478+
PMUV3_INIT_SIMPLE(armv8_c1_nano)
1479+
PMUV3_INIT_SIMPLE(armv8_c1_premium)
1480+
PMUV3_INIT_SIMPLE(armv8_c1_pro)
1481+
PMUV3_INIT_SIMPLE(armv8_c1_ultra)
14781482
PMUV3_INIT_SIMPLE(armv8_cortex_a34)
14791483
PMUV3_INIT_SIMPLE(armv8_cortex_a55)
14801484
PMUV3_INIT_SIMPLE(armv8_cortex_a65)
14811485
PMUV3_INIT_SIMPLE(armv8_cortex_a75)
14821486
PMUV3_INIT_SIMPLE(armv8_cortex_a76)
14831487
PMUV3_INIT_SIMPLE(armv8_cortex_a77)
14841488
PMUV3_INIT_SIMPLE(armv8_cortex_a78)
1489+
PMUV3_INIT_SIMPLE(armv9_cortex_a320)
14851490
PMUV3_INIT_SIMPLE(armv9_cortex_a510)
14861491
PMUV3_INIT_SIMPLE(armv9_cortex_a520)
1492+
PMUV3_INIT_SIMPLE(armv9_cortex_a520ae)
14871493
PMUV3_INIT_SIMPLE(armv9_cortex_a710)
14881494
PMUV3_INIT_SIMPLE(armv9_cortex_a715)
14891495
PMUV3_INIT_SIMPLE(armv9_cortex_a720)
1496+
PMUV3_INIT_SIMPLE(armv9_cortex_a720ae)
14901497
PMUV3_INIT_SIMPLE(armv9_cortex_a725)
14911498
PMUV3_INIT_SIMPLE(armv8_cortex_x1)
14921499
PMUV3_INIT_SIMPLE(armv9_cortex_x2)
@@ -1518,6 +1525,10 @@ PMUV3_INIT_MAP_EVENT(armv8_brcm_vulcan, armv8_vulcan_map_event)
15181525

15191526
static const struct of_device_id armv8_pmu_of_device_ids[] = {
15201527
{.compatible = "arm,armv8-pmuv3", .data = armv8_pmuv3_pmu_init},
1528+
{.compatible = "arm,c1-nano-pmu", .data = armv8_c1_nano_pmu_init},
1529+
{.compatible = "arm,c1-premium-pmu", .data = armv8_c1_premium_pmu_init},
1530+
{.compatible = "arm,c1-pro-pmu", .data = armv8_c1_pro_pmu_init},
1531+
{.compatible = "arm,c1-ultra-pmu", .data = armv8_c1_ultra_pmu_init},
15211532
{.compatible = "arm,cortex-a34-pmu", .data = armv8_cortex_a34_pmu_init},
15221533
{.compatible = "arm,cortex-a35-pmu", .data = armv8_cortex_a35_pmu_init},
15231534
{.compatible = "arm,cortex-a53-pmu", .data = armv8_cortex_a53_pmu_init},
@@ -1530,11 +1541,14 @@ static const struct of_device_id armv8_pmu_of_device_ids[] = {
15301541
{.compatible = "arm,cortex-a76-pmu", .data = armv8_cortex_a76_pmu_init},
15311542
{.compatible = "arm,cortex-a77-pmu", .data = armv8_cortex_a77_pmu_init},
15321543
{.compatible = "arm,cortex-a78-pmu", .data = armv8_cortex_a78_pmu_init},
1544+
{.compatible = "arm,cortex-a320-pmu", .data = armv9_cortex_a320_pmu_init},
15331545
{.compatible = "arm,cortex-a510-pmu", .data = armv9_cortex_a510_pmu_init},
15341546
{.compatible = "arm,cortex-a520-pmu", .data = armv9_cortex_a520_pmu_init},
1547+
{.compatible = "arm,cortex-a520ae-pmu", .data = armv9_cortex_a520ae_pmu_init},
15351548
{.compatible = "arm,cortex-a710-pmu", .data = armv9_cortex_a710_pmu_init},
15361549
{.compatible = "arm,cortex-a715-pmu", .data = armv9_cortex_a715_pmu_init},
15371550
{.compatible = "arm,cortex-a720-pmu", .data = armv9_cortex_a720_pmu_init},
1551+
{.compatible = "arm,cortex-a720ae-pmu", .data = armv9_cortex_a720ae_pmu_init},
15381552
{.compatible = "arm,cortex-a725-pmu", .data = armv9_cortex_a725_pmu_init},
15391553
{.compatible = "arm,cortex-x1-pmu", .data = armv8_cortex_x1_pmu_init},
15401554
{.compatible = "arm,cortex-x2-pmu", .data = armv9_cortex_x2_pmu_init},

0 commit comments

Comments
 (0)