@@ -2593,6 +2593,7 @@ nv170_chipset = {
25932593 .ce = { 0x000003ff , ga100_ce_new },
25942594 .fifo = { 0x00000001 , ga100_fifo_new },
25952595 .nvdec = { 0x0000001f , ga100_nvdec_new },
2596+ .nvjpg = { 0x00000001 , ga100_nvjpg_new },
25962597};
25972598
25982599static const struct nvkm_device_chip
@@ -2771,6 +2772,7 @@ nv192_chipset = {
27712772 .gr = { 0x00000001 , ad102_gr_new },
27722773 .nvdec = { 0x0000000f , ad102_nvdec_new },
27732774 .nvenc = { 0x00000007 , ad102_nvenc_new },
2775+ .nvjpg = { 0x0000000f , ad102_nvjpg_new },
27742776 .sec2 = { 0x00000001 , ga102_sec2_new },
27752777};
27762778
@@ -2795,6 +2797,7 @@ nv193_chipset = {
27952797 .gr = { 0x00000001 , ad102_gr_new },
27962798 .nvdec = { 0x0000000f , ad102_nvdec_new },
27972799 .nvenc = { 0x00000007 , ad102_nvenc_new },
2800+ .nvjpg = { 0x0000000f , ad102_nvjpg_new },
27982801 .sec2 = { 0x00000001 , ga102_sec2_new },
27992802};
28002803
@@ -2819,6 +2822,7 @@ nv194_chipset = {
28192822 .gr = { 0x00000001 , ad102_gr_new },
28202823 .nvdec = { 0x0000000f , ad102_nvdec_new },
28212824 .nvenc = { 0x00000007 , ad102_nvenc_new },
2825+ .nvjpg = { 0x0000000f , ad102_nvjpg_new },
28222826 .sec2 = { 0x00000001 , ga102_sec2_new },
28232827};
28242828
@@ -2843,6 +2847,7 @@ nv196_chipset = {
28432847 .gr = { 0x00000001 , ad102_gr_new },
28442848 .nvdec = { 0x0000000f , ad102_nvdec_new },
28452849 .nvenc = { 0x00000007 , ad102_nvenc_new },
2850+ .nvjpg = { 0x0000000f , ad102_nvjpg_new },
28462851 .sec2 = { 0x00000001 , ga102_sec2_new },
28472852};
28482853
@@ -2867,6 +2872,7 @@ nv197_chipset = {
28672872 .gr = { 0x00000001 , ad102_gr_new },
28682873 .nvdec = { 0x0000000f , ad102_nvdec_new },
28692874 .nvenc = { 0x00000007 , ad102_nvenc_new },
2875+ .nvjpg = { 0x0000000f , ad102_nvjpg_new },
28702876 .sec2 = { 0x00000001 , ga102_sec2_new },
28712877};
28722878
0 commit comments