Skip to content

[Vulkan] Stage bool tensors without 8-bit storage and register logical_not - #23246

Draft
mergennachin wants to merge 1 commit into
gh/mergennachin/29/headfrom
gh/mergennachin/30/head
Draft

[Vulkan] Stage bool tensors without 8-bit storage and register logical_not#23246
mergennachin wants to merge 1 commit into
gh/mergennachin/29/headfrom
gh/mergennachin/30/head

Commits

Commits on Sep 29, 2026